CDCV857ADGGRG4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> CDCV857ADGGRG4

CDCV857ADGGRG4: Description2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85; Categorylogic logic; File Size379KB，16 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance; Related ProductsFound20parts with similar functions to CDCV857ADGGRG4

Stay tuned Parametric Compare

CDCV857ADGGRG4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CDCV857ADGGRG4	-	-	View	Buy Now

CDCV857ADGGRG4 Overview

2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85

CDCV857ADGGRG4 Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP48,.3,20
Contacts	48
Reach Compliance Code	compli
Factory Lead Time	6 weeks
series	857
Input adjustment	DIFFERENTIAL
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	12.5 mm
Load capacitance (CL)	14 pF
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.012 A
Humidity sensitivity level	2
Number of functions	1
Number of inverted outputs
Number of terminals	48
Actual output times	10
Maximum operating temperature	85 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP48,.3,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	2.5 V
Maximum supply current (ICC)	12 mA
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.075 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
Temperature level	OTHER
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	6.1 mm
minfmax	180 MHz

CDCV857ADGGRG4 Related Products

	CDCV857ADGGRG4	CDCV857ADGG	CDCV857ADGGR	CDCV857AGQLR	CDCV857ADGGG4
Description	2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85	2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85	2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85	Clock Drivers & Distribution 2.5V Clock	2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	Contains lead	Lead free
Is it Rohs certified?	conform to	conform to	conform to	incompatible	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	TSSOP	TSSOP	TSSOP	BGA	TSSOP
package instruction	TSSOP, TSSOP48,.3,20	TSSOP, TSSOP48,.3,20	TSSOP, TSSOP48,.3,20	VFBGA, BGA56,6X10,25	TSSOP, TSSOP48,.3,20
Contacts	48	48	48	56	48
Reach Compliance Code	compli	compli	compli	_compli	compli
Factory Lead Time	6 weeks	1 week	1 week	1 week	1 week
series	857	857	857	857	857
Input adjustment	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PBGA-B56	R-PDSO-G48
JESD-609 code	e4	e4	e4	e0	e4
length	12.5 mm	12.5 mm	12.5 mm	7 mm	12.5 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A
Humidity sensitivity level	2	2	2	2A	2
Number of functions	1	1	1	1	1
Number of terminals	48	48	48	56	48
Actual output times	10	10	10	10	10
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	VFBGA	TSSOP
Encapsulate equivalent code	TSSOP48,.3,20	TSSOP48,.3,20	TSSOP48,.3,20	BGA56,6X10,25	TSSOP48,.3,20
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	260	220	260
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.075 ns	0.075 ns	0.075 ns	0.075 ns	0.075 ns
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1 mm	1.2 mm
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES	YES
Temperature level	OTHER	OTHER	OTHER	OTHER	OTHER
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Lead (Sn/Pb)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	GULL WING	BALL	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.65 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	BOTTOM	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	6.1 mm	6.1 mm	6.1 mm	4.5 mm	6.1 mm
minfmax	180 MHz	180 MHz	180 MHz	180 MHz	180 MHz
Load capacitance (CL)	14 pF	14 pF	14 pF	-	14 pF
method of packing	TR	TUBE	TR	-	TUBE
Maximum supply current (ICC)	12 mA	12 mA	12 mA	-	12 mA

Recommended Resources

Laser flashlight circuit diagram

UC3625 brushless DC motor open loop speed control

Power frequency noise double T filter circuit

LED voltage measurement circuit diagram

Amplifier timer circuit

Water tank water level alarm circuit

CDCV857ADGGRG4 Similar Products

Part Number	Manufacturer	Description
CDCLVP2102RGTT	Texas Instruments(德州仪器)	Low Jitter, Dual 1:2 Universal-to-LVPECL Buffer 16-VQFN -40 to 85
9DB102BGILF	IDT (Integrated Device Technology)	Clock Buffer 2 OUTPUT PCIE GEN2 BUFFER
9DB102BGILFT	IDT (Integrated Device Technology)	TSSOP-20, Reel
CDCLVP2102RGTR	Texas Instruments(德州仪器)	Low Jitter, Dual 1:2 Universal-to-LVPECL Buffer 16-VQFN -40 to 85
9DB102BGLFT	IDT (Integrated Device Technology)	TSSOP-20, Reel
9DB102BGLF	IDT (Integrated Device Technology)	TSSOP-20, Tube
CY7B994V-2AXC	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CY7B994V-2AXCT	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CY7B994V-5AXIT	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CY7B994V-5AXCT	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CY7B994V-5BBXI	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CY7B994V-2AXIT	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CDCV857BDGG	Texas Instruments(德州仪器)	2.5 V Phase Lock Loop DDR Clock Driver 48-TSSOP 0 to 70
CY7B994V-2AXI	Cypress(赛普拉斯)	PLL Based Clock Driver, 7B Series, 16 True Output(s), 0 Inverted Output(s), PQFP100, TQFP-100
95V857AHLF	IDT (Integrated Device Technology)	CABGA-56, Tray
CY7B994V-5BBXIT	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
9DB102BFILFT	IDT (Integrated Device Technology)	PLL Based Clock Driver, 9DB Series, 2 True Output(s), 0 Inverted Output(s), PDSO20, 0.150 INCH, ROHS COMPLIANT, SSOP-20
CY7B994V-2BBIT	Cypress(赛普拉斯)	High Speed Multi Phase PLL Clock Buffer
CY7B994V-2BBI	Cypress(赛普拉斯)	PLL Based Clock Driver, 7B Series, 16 True Output(s), 0 Inverted Output(s), PBGA100, BGA-100
CY7B994V-5AI	Cypress(赛普拉斯)	High-speed Multi-phase PLL Clock Buffer

Measurement Techniques and Error Sources for Low-Power Nanotechnology and Other Sensitive Devices II: External noise sources [1] are often interference signals generated by motors, computer monitors or other electronic devices. This noise can be controlled by shielding and filtering, removing or turni...; Jack_ma Test/Measurement

The signal strength of the mobile phone is -109dbm, 31asu--- Why is dBm a negative value? -100dbm and -120dbm, which signal is stronger?: The signal strength of a mobile phone is -109dbm, 31asu--- Why is dBm a negative value? -100dbm and -120dbm, which signal is stronger? What does 31asu mean?...; QWE4562009 Test/Measurement

Take a look if it's useful!: If it is useful, take a look at it - using LDO to improve the matching of white light LEDs! [[i] This post was last edited by Xueshan Feihu on 2010-5-20 18:05 [/i]]...; 雪山飞狐 Power technology

Multithreading issues: hi everyone, how do I know which thread is currently running?...; cy214 Embedded System

This is the code of the AES encryption algorithm. If you are interested, you can do a simulation.: The AES encryption algorithm is an American encryption algorithm, which can be compared with my country's SM series encryption algorithm...; 爱风流 FPGA/CPLD

Create a QQ group to keep up to date with the latest competition news and leave all your QQ groups here!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:07[/i] Who can set up a QQ group? Leave the group number and let everyone who joins help set it up to ensure more people can join!!!...; 56887539 Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components